In this work we present and study bottom-up, or multiplicative, clock synthesis and compare it to a proposed and alternative top-down, or divisive, methodology. The focus of the work is on the short-term stability for each approach and the implications associated with frequency multiplication and division. The analysis and simulation demonstrate that for a common application, a top-down clock synthesis approach achieves similar stability performance when compared to bottom-up synthesis, while also being substantially simpler to implement.
INTRODUCTION
Clock synthesis is typically achieved with a low-frequency off-chip quartz crystal reference oscillator along with an on-chip phase locked loop (PLL) or delay locked loop (DLL). The PLL or DLL generates the signals needed for the application through frequency multiplication. Often the multiplicative factor in systems such as these can be on the order of 50 or higher. Though this approach is ubiquitous in electronic systems today, a significant systemic drawback resides in the fact that the short-term frequency stability of the clock signal is degraded by frequency multiplication. Here an alternative approach to clock synthesis is proposed in which a stable high-frequency clock is generated, and the signal is then divided to lower frequencies for the application. With this approach, the short-term stability is actually enhanced by the same factor it is degraded in the previous traditional approach.
EFFECTS O F FREQUENCY DIVISION AND MULTIPLICATION ON FREQUENCY STABILITY

Short-Term Stability Metries
The two most commonly employed metrics that describe the short-term frequency stability of periodic signals are phase noise and period jitter. Consider the ideal periodic voltage signal, vo(f), as a function of time, f. This signal can he expressed mathematically as follows, ",Jt) = V,coS(o,t) (1) where oo is the fundamental radian frequency and V, is the nominal voltage amplitude. The same signal under the influence of phase noise can then be described by, where Q(t) represents the phase noise of the oscillator and is, in general, a zero-mean stochastic process.
Phase noise is a frequency domain metric that quantifies the noise power around the fundamental frequency. Ideally there is no noise power around the fundamental and the spectrum is a Dirac-delta function at oo. Practical periodic signals exhibit finite noise power around the fundamental which is quantified by the power spectral density of Q(f), s&). In practice the voltage power spectral density, S, , y), is typically measured with a spectrum analyzer. Then the single sideband (SSB) phase noise spectral density, (NdP,)& is described as the noise power relative to the fundamental power Po, at frequency f,, for some offsetf, as shown in (3).
Period jitter quantifies the time domain uncertainty in the period of an autonomous oscillator. Ideally, the edges of a periodic signal occur at identical intervals in time. In practical circuits, the edges a'f the signal are shifted from this ideal position by some amount each cycle. This type ofjitter is referred to as accumulating jitter and is exhibited by autonomous, as opposed to driven, systems period jitter can be related to the phase noise density by the following expression, using an appropriate offset frequency,f,.
t.quation ( 5 ) holdj for periodic signala that exhibit simple accumulating jittcr, which docs not include flicker noise. Ncvenhelrs5, this corvcrsion is reasonably accurate for CMOS electronics as shown in [21.
Frequency Multiplication nnd Division
Kecall that phase and frequ-ncy arc related by a linear operator and specifically frequency is the timu dinerential of phase.
Therefore frequency multiplication will also result in phase multiplication. Consider the noisy periodic signal v,(t) again. If this signal is frequency multiplied by an integer N, the output signal is then described by, where phase noise contributed by the multiplication circuitry has been ignored. Cle;uly the phase noise component of the signal has been increased by N . where the phase noise contribution from the divider circuitry has been ignored. Also by the narrowband small angle modulation approximation, the phase noise is reduced by N and the noise power is reduced by N2.
Interestingly, frequency division of a periodic signal causes the period jitter to increase. A divider circuit will output only one pulse for N input pulses and thus the variance of the output period is the sum of the variances of the N input periods. Since the period jitter is simply the standard deviation of the period, the jitter of a signal divided in frequency by N is given by,
where J is the period jitter before division. One can show the same result hv usine (5). A ueriodic signal divided in In contrast, multiplication reduces the period jitter by the same factor. This may seem, at first, counter intuitive since the phase noise spectral density is reduced substantially by division and increased substantially by multiplication. To clarify this relationship, consider the case of frequency division and the fact that although the period jitter has increased by f i , the period bas also increased by N . Also, the relative period jitter, Jpp,. in parts per million (ppm) can be given by,
where Tis the period. Thus the relative period jitter for a signal divided in frequency by N is given by, and clearly the relative, or fractional, period jitter is reduced by frequency division. The relative period jitter is increased by the same factor in the case of frequency multiplication. Table l summarizes these relationships.
The Relationship with Quality Factor
The expression for the phase noise spectral density of a generalized resonant oscillator is described by the classic Leeson model, where F is the circuit noise factor, k is Boltzmann's constant, Tis temperature, C i s the oscillator output power, Q is the resonant device quality factor,/, is the oscillator fundamental frequency, and f , is the frequency offset from the fundamental. Note that Q is also quadratically related to the phase noise power spectral density. One could consider that frequency multiplication and division effectively degrade and enhance the quality factor of the reference oscillator respectively. Therefore it is possible that a very high-Q (Qmur) reference oscillator that is multiplied in frequency by the factor NDtU,, and a very low-Q (Qd;,) reference oscillator that is divided in frequency by the factor Ndiv may have the same shortterm stability performance at the application frequency. Given that the phase noise spectral density is quadratic in both Q and frequency translation (N), one can determine the rough estimate that if Ndiflmulr,> Qm,dQd;, then the short-term stability of the divided signal will be comparable to that of the multiplied signal. Of course, this relationship ignores the noise contribution of additional circuit components and assumes that the noise factor and oscillator power are the same for both references, which may not be the case.
TOP-DOWN AND BOTTOM-UP SYNTHESIS
Bottom-Up
Bottom-up, or multiplicative, frequency synthesis is certainly the most common technique utilized for clock generation in electronic systems. Typically bottom-up synthesis is achieved with the use of a PLL or DLL. tively multiplies the reference oscillator frequency, fmj to Nfmf Often&is very low since low-frequency crystals are inexpensive and the reference oscillator can be realized with very low power dissipation. Systems such as these are relatively straight-forward to develop and are capable of synthesizing a wide variety of frequencies. Fractional frequency multiplication can he achieved with the addition of some digital circuihy.
The drawbacks associated with PLL and DLL systems include the accumulated frequency instability and the number of components required for system implementation, which ultimately translates into power dissipation and silicon area.
Top-Down
An alternative approach to clock generation is tu directly synthesize the desired frequencies by division of a stable high-frequency reference. This architecture, shown in Fig.  2 , is significantly simpler than the traditional architecture shown in Fig. 1 . Additional electronics would be required for fractional-A' synthesis.
The most formidable challenge associated with a topdown approach is that the reference oscillator must he both highly stahle and accurate. If such a reference could he realized, the system could he developed in monolithic form requiring no external components.
APPLICATION, DESIGN, AND SIMULATION
As a benchmark for analysis we have selected a cummon application fur clock synthesis-Intel's SA-I 110 microprocessor. The processor runs u p to 200MHz from a 3.6864MHz crystal reference oscillator. An on-chip PLL is utilized to frequency multiply the reference signal [4] .
For this application we developed a simulation bench for each clock synthesis approach and designed the system components using the RF noise models, including device thermal and flicker noise, for the 0.18pm mixedmode process available from Taiwan Semiconductor Manufacturing Company. We have employed the Cadence SpectreRF environment for phase noise simulations. In the bottom-up approach, the clock signal is generated from the Pierce reference osi:illator shown in Fig. 3 . The Pierce configuration, selected because it is a low phase noise topology [SI, is commonly employed for clock generation. The quartz crystal ha.s been modeled as a lumped series RLC circuit with parasitics, per a common manufacturer's specification. The quality factor of the device is 10,000 and the series resonant frequency is 3.125MHz. This particular resonant frequency deviates slightly from the Intel specification, but does not create a loss of generality in the analysis. It simply allows for integer frequency relationships. A ring VCO was also developed for the bottom-up system. Although an L C VCO is substantially more stahle, for a 200MHz. application frequency the required L and C component values are impractical tu integrate on-chip. The phase noise for both of the oscillators was simulated with SpectreRF and the results were modeled using Verilog-A and the phase-domain techniques described in [l] . Noise was modeled only for the Pierce reference oscillator and the VCO. Noiseless models for the PFD, CP, LPF, and divider were developed in Erilog-A. Noise was not included for these components since they introduce synchronous jitter and thus complicate this analysis. The designed PLL loop bandwidth was 600kHz. The phase-domain approach described in [l] was employed to simulate the noise performance of the entire system using these krilog-A models.
The top-down design included a highly-stable 3.2GHz CMOS-LC oscillator, shown in Fig. 4 , and a series of 4 Dflip-flops for frequency division. The loaded quality factor of the LC tank was estimated to be amroximatelv 10.
The complete top-down system was &ulated 2 the device level in SpectreW. Table 2 , on the following page, summarizes the results from the design, simulation, and analysis. The frequency division factor in the top-down approach is 16 and thus the theoretical phase noise improvement is 24.ldB. The achieved improvement was 23.8dB.
RESULTS
In contrast, the frequency multiplication factor in the bottom-up approach was 64, which corresponds tu a theoretical phase noise degradation factor of36 I&. The simulated degradation was 36.2dB. Phase noise density plots for each approach are shown in Fig. 5 and oscillator close to the fundamental, and the VCO far from the fundamental, as is expected. Jitter metrics for each approach, shown in Table 2 , were calculated using ( 5 ) at a IOkHz offset. The most significant observation is that the top-down approach realizes a frequency stability that is slightly better than the bottomup approach. One could also integrate the phase noise densities to show similarity in the RMS jitter. The LC oscillator used in this approach contained a tank with a loaded quality factor of only 10, while the quality factor of the crystal reference was 10,000. The systemic accumulation error introduced in the PLL approach drastically reduces the high-performance delivered by the crystalbased reference. An enhanced LC oscillator could provide even more stable performance in a top-down system; the challenge still remains in attaining an accurate frequency.
CONCLUSION AND FUTURE' WORK
We have analyzed and presented relationships describing the effects of frequency multiplication and division on short-term clock stability. Using a common application as a benchmark, the relationships were verified. A top-down approach to clock synthesis has heen shown to he a simple alternative to the common bottom-up approach, while offering comparable stability. Moreover, this approach would enable the development of a monolithic clock reference. However, challenges still reside in realizing a high frequency reference for this approach that is both stable and accurate. Emerging technologies that enable the development of high quality factor references, such as microelectromechanical systems, likely hold the key to realizing a frequency synthesis system such as this. We intend to report on such a design in the future.
